

# MC13192



(Scale 1:1)

## Package Information

Plastic Package  
Case 1311-03  
(QFN-32)

## Ordering Information

Device	Device Marking	Package
MC13192	13192	QFN-32

# MC13192

## 2.4 GHz, Low Power Transceiver for 802.15.4

### 1 Introduction

The MC13192 is a short range, low power, 2.4 GHz ISM band transceiver which contains a complete 802.15.4 physical layer (PHY) modem designed for the IEEE 802.15.4 wireless standard supporting star and mesh networking.

When combined with an appropriate microcontroller (MCU), the MC13192 provides a cost effective solution for short-range data links and networks. Interface with the MCU is accomplished utilizing a four wire serial peripheral interface (SPI) connection which allows for the use of a variety of processors. The software and processor can be scaled to fit applications ranging from simple point-to-point systems, through complete ZigBee™ networking.

For more detailed information on MC13192 operation, refer to the *MC13192 Reference Manual*, part number MC13192RM/D.

Applications include, but are not limited to, the following:

### Contents

<b>1 Introduction</b>	<b>1</b>
<b>2 Features</b>	<b>2</b>
<b>3 Block Diagrams</b>	<b>3</b>
<b>4 Data Transfer Modes</b>	<b>3</b>
<b>5 Electrical Characteristics</b>	<b>5</b>
<b>6 Functional Description</b>	<b>8</b>
<b>7 Contact Connections</b>	<b>11</b>
<b>8 Applications Information</b>	<b>15</b>
<b>9 Packaging Information</b>	<b>18</b>

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2004. All rights reserved.

## Features

- Remote control and wire replacement in industrial systems such as wireless sensor networks
- Factory automation and motor control
- Heating and cooling
- Inventory management and RF ID tagging

Potential consumer applications include:

- Home automation and control
- Human interface devices
- Remote entertainment control
- Wireless toys

The transceiver includes a low noise amplifier, 1.0 mW PA, VCO, full spread-spectrum encoding and decoding. The device supports 250 kbps O-QPSK data in 5.0 MHz channels, per the IEEE 802.15.4 specification. A Serial Peripheral Interface (SPI) is used for RX and TX data transfer and control.

## 2 Features

- Recommended power supply range: 2.0 to 3.4 V
- 16 Channels
- 0 dBm (Typical), up to 3.6 dBm maximum output power
- Buffered Transmit and Receive Data Packets for Simplified Use with Low Cost Microcontrollers
- Supports 250 kbps O-QPSK Data in 5.0 MHz Channels and Full Spread-Spectrum Encode and Decode (Compatible with IEEE Standard 802.15.4)
- Three Power Down Modes for Power Conservation:
  - < 1  $\mu$ A Off Current
  - 3.0  $\mu$ A Typical Hibernate Current
  - 40  $\mu$ A Typical Doze Current
- RX sensitivity of -92 dBm (Typical) at 1.0% Packet Error Rate
- Four internal timer comparators are available to reduce MCU resource requirements
- Clock output is available for use by MCU
- Seven General Purpose Input/Output ports (GPIO) are available
- Operating Temperature Range: -40°C to 85°C
- Small form factor QFN-32 Package
  - Meets Moisture Sensitivity Level (MSL) 3
  - 260°C Peak Reflow temperature
  - Meets lead-free requirements

### 3 Block Diagrams

Figure 1 shows a simplified block diagram of the MC13192. The MC13192 is an IEEE 802.15.4 transceiver that provides most of the functions required in the Physical Layer (PHY) specification. Figure 2 shows the basic system block diagram for the MC13192 in an application. Interface with the IC is accomplished through a 4-wire Serial Peripheral Interface (SPI). The Medium Access Control (MAC), drivers, and Network and Application software as required reside on the host processor. The host can be anything from a simple 8-bit device up to a sophisticated 32-bit processor depending on application requirements.

### 4 Data Transfer Modes

The MC13192 has two data transfer modes:

1. Packet Mode — Data is buffered in on-chip RAM
2. Streaming Mode — Data is processed word by word

When using the Freescale 802.15.4 MAC, only the streaming mode can be used. For proprietary applications, packet mode is used to conserve MCU resources.

#### 4.1 Packet Structure

Figure 3 shows the packet structure of the MC13192. Payloads of up to 125 bytes are supported. The MC13192 adds a four byte preamble, a one byte start of frame delimiter (SFD), and a one byte frame length indicator before the data. A Frame Check Sequence (FCS) is calculated and appended to the end of the data.

#### 4.2 Receive Path Description

In the receive signal path, the RF input is converted to low IF In-phase and Quadrature (I & Q) signals through two down conversion stages. A Clear Channel Assessment (CCA) can be performed based on the baseband energy integrated over a specific time interval. The digital back end performs Differential Chip Detection (DCD), the correlator “de spreads” the Direct Sequence Spread Spectrum (DSSS) Offset QPSK (O-QPSK) signal, determines the symbols and packets, and detects the data.

The preamble, SFD, and frame length are parsed and used. A two-byte FCS is calculated and compared to the FCS value appended to the transmitted data, generating a Cyclical Redundancy Check (CRC) result. Link Quality is measured over a 64  $\mu$ s period after the packet preamble and stored in ROM.

If the MC13192 is in packet mode, the data is processed as an entire packet. The MCU is notified that an entire packet has been received via an interrupt.

If the MC13192 is in streaming mode, the MCU is notified by an interrupt on a word by word basis.

### 4.3 Transmit Path Description

The transmit path is the exact reverse of the receive path. The data stored in RAM is retrieved or clocked in via the SPI, formed into packets per the 802.15.4 PHY, spread, and then up converted to the transmit frequency.

If the MC13192 is in packet mode, data is processed as an entire packet. The data is loaded into the TX buffer. The MCU then requests that the MC13192 transmit the data. The MCU is notified that the whole packet has successfully been transmitted via an interrupt.

In streaming mode, the data is fed to the MC13192 on a word by word basis with an interrupt serving as a notification that the MC13192 is ready for more data. This continues until the whole packet is transmitted.




Figure 1. MC13192 Simplified Block Diagram




Figure 2. System Level Block Diagram




Figure 3. MC13192 Packet Structure

## 5 Electrical Characteristics

### 5.1 Maximum Ratings

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Power Supply Voltage	$V_{BATT}, V_{DDINT}$	3.6	Vdc
Junction Temperature	$T_J$	125	°C
Storage Temperature Range	$T_{stg}$	-55 to 125	°C

**Note:** Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics or Recommended Operating Conditions tables.

**Note:** Meets Human Body Model (HBM) = 2 kV and Machine Model (MM) = 200 V except RFin = 100 V MM, PAout = 50 V MM & 1 kV HBM, and VBATT = 100 V MM. RF pins have no ESD protection including PAO+ and PAO -.

### 5.2 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

Characteristic	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	$V_{BATT}, V_{DDINT}$	2.0	2.7	3.4	Vdc
Input Frequency	$f_{in}$	2.405	-	2.480	GHz
Ambient Temperature Range	$T_A$	-40	25	85	°C
Logic Input Voltage Low	$V_{il}$	0	-	30% $V_{DDINT}$	V
Logic Input Voltage High	$V_{ih}$	70% $V_{DDINT}$	-	$V_{DDINT}$	V
SPI Clock Rate	$f_{SPI}$	-	-	8.0	MHz
RF Input Power	$P_{max}$	-	-20	0	dBm
Crystal Reference Oscillator Frequency ( $\pm 40$ ppm over everything to meet the 802.15.4 standard.)	$f_{ref}$	16 MHz Only			

## 5.3 DC Electrical Characteristics

**Table 3. DC Electrical Characteristics**  
( $V_{CC} = 2.7\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Power Supply Current ( $V_{BATT} + V_{DDINT}$ )	$I_{leakage}$	-	<1.0	-	$\mu\text{A}$
Off	$I_{CCH}$	-	3.0	-	$\mu\text{A}$
Hibernate	$I_{CCD}$	-	40	-	$\mu\text{A}$
Doze (No CLK0)	$I_{CCI}$	-	500	-	$\mu\text{A}$
Idle	$I_{CCT}$	-	34	-	$\text{mA}$
Transmit Mode	$I_{CCR}$	-	37	-	$\text{mA}$
Receive Mode					
Input Current Low ( $V_{in} = 0\text{V}$ )	$I_{il}$	-	-1.0	-	$\mu\text{A}$
Input Current High ( $V_{in} = V_{DDINT}$ )	$I_{ih}$	-	1.0	-	$\mu\text{A}$
Output High Voltage	$V_{oh}$	80% $V_{DDINT}$	-	$V_{DDINT}$	V
Output Low Voltage	$V_{ol}$	0	-	20% $V_{DDINT}$	V

## 5.4 AC Electrical Characteristics

**Table 4. Receiver AC Electrical Characteristics**

Characteristic	Symbol	Min	Typ	Max	Unit
Sensitivity for 1% Packet Error Rate (PER)	$\text{SENS}_{per}$	-	-92	-	$\text{dBm}$
Saturation (maximum input level)	$\text{SENS}_{max}$		0		$\text{dBm}$
Adjacent Channel Interference for 1% PER (desired signal -82 $\text{dBm}$ )		-	23	-	$\text{dB}$
Alternate Channel Interference for 1% PER (desired signal -82 $\text{dBm}$ )		-	35	-	$\text{dB}$
Frequency Error Tolerance		-	-	200	$\text{kHz}$
Symbol Rate Error Tolerance		-		80	$\text{ppm}$
In-band Spurious Reception		-	28	-	$\text{dB}$

**Table 5. Transmitter AC Electrical Characteristics**

Characteristic	Symbol	Min	Typ	Max	Unit
Nominal Output Power	$P_{out}$	-	0	-	$\text{dBm}$
Error Vector Magnitude	EVM		27		%
Power Control Range		-	20	-	$\text{dB}$
Over the Air Data Rate	$T_{bit}$	-	250	-	$\text{kbps}$

## 6 Functional Description

### 6.1 MC13192 Operational States

The MC13192 has a number of operational states that allow for low-current operation. Entry from the Off to Idle state occurs when  $\overline{\text{RST}}$  is de-asserted. Once in Idle, the SPI is active and controls the IC. Transition to Off, Hibernate, and Doze is controlled through the SPI. These states are summarized, along with the transition times, in Table 6. Current drain in the various states is listed in Table 3, DC Electrical Characteristics.

**Table 6. MC13192 Mode Definitions and Transition Times**

Mode	Definition	Transition Time To or From Idle
Off	All IC functions Off, Leakage only. $\overline{\text{RST}}$ asserted.	23.332 ms to Idle
Hibernate	Crystal Reference Oscillator Off. (SPI not functional.) IC Responds to $\overline{\text{ATTN}}$ .	18.332 ms to Idle
Doze	Crystal Reference Oscillator On but CLKO output available only if Register 7, Bit 9 = 1 for frequencies of 1 MHz or less. (SPI not functional.) Responds to $\overline{\text{ATTN}}$ and can be programmed to enter Idle State through an internal timer comparator.	332 $\mu\text{s}$ to Idle
Idle	Crystal Reference Oscillator On with CLKO output available. SPI active.	
Receive	Crystal Reference Oscillator On. Receiver On. SPI should not be accessed.	144 $\mu\text{s}$ from Idle
Transmit	Crystal Reference Oscillator On. Transmitter On. SPI should not be accessed.	144 $\mu\text{s}$ from Idle

### 6.2 Serial Peripheral Interface (SPI)

Control of the MC13192 and data transfers are accomplished by means of a 4-wire Serial Peripheral Interface (SPI). This section details the operation of the SPI.

#### 6.2.1 General

The MC13192 operates as a slave device only. Data to be written into the IC is presented on the Master Out/Slave In (MOSI) pin of the device, while data read from the device is presented to the master device on the Master In/Slave Out (MISO) pin. Synchronization of the data is accomplished by the return-to-zero Serial Clock (SPICLK) input and is framed by the Chip Enable ( $\overline{\text{CE}}$ ) pin. Data on MOSI is always clocked into the IC on the leading edge of SPICLK and data is clocked out of the IC at MISO on the falling edge of SPICLK. The master device should transfer MISO data to its internal registers on the trailing edge of SPICLK. A typical interconnection to a microprocessor is shown in Figure 4.




Figure 4. SPI Interface

MISO is an active output and as such, does not enter a high impedance state at any time regardless of the state of  $\overline{CE}$ .

Although the SPI is fully static, internal memory, timer and interrupt arbiters require an internal clock,  $CLK_{core}$ , derived from the crystal reference oscillator, to communicate from the SPI registers to internal registers and memory.

Figure 5 and Table 7 show the SPI timing diagram and timing specifications.




Figure 5. SPI Parametric Timing Diagram.

Table 7. SPI Parametric Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
$1/t_{PER}$	SPICLK frequency			8.0	MHz
$t_{CLKH}$	Pulse Width, SPICLK high		$0.5 * t_{PER}$		$\mu s$
$t_{CLKL}$	Pulse Width, SPICLK low		$0.5 * t_{PER}$		$\mu s$
$t_{CE\_SU}$	Setup Time, $\overline{CE}$ low to rising SPICLK		$0.5 * t_{PER}$		$\mu s$
$t_{CE\_H}$	Hold Time, rising SPICLK to $\overline{CE}$ high	$1.0 * t_{PER}$			$\mu s$
$t_{SU}$	Setup Time, MOSI to rising SPICLK		$0.5 * t_{PER}$		$\mu s$

Table 7. SPI Parametric Timing Specifications

Symbol	Parameter	Min	Typ	Max	Unit
$t_H$	Hold Time, MOSI to rising SPICLK		$0.5 * t_{PER}$		$\mu s$
$t_{P1}$	Propagation Delay, MISO to rising SPICLK	0			$\mu s$
$t_{P2}$	Propagation Delay, MISO to rising $\overline{CE}$	0			$\mu s$

**NOTE**

The minimum duration of a singular SPI access, at the maximum SPICLK rate of 8 MHz is 3.0  $\mu s$ .

## 7 Contact Connections

Table 8. Contact Function Description

Contact #	Contact Name	Type	Description	Functionality
1	RFIN-	RF Input	LNA negative differential input	2.4 to 2.5 GHz
2	RFIN+	RF Input	LNA positive differential input	2.4 to 2.5 GHz
3	Not Used		Tie to Ground	
4	Not Used		Tie to Ground	
5	PAO+	RF Output /DC Input	Power Amplifier Positive Output. Open drain. Connect to $V_{DDA}$ .	2.4 to 2.5 GHz
6	PAO-	RF Output/DC Input	Power Amplifier Negative Output. Open drain. Connect to $V_{DDA}$ .	2.4 to 2.5 GHz
7	Not used		Tie to Ground	
8	GPIO4	Digital Input/ Output	General Purpose Input/Output 4.	<b>When digital output:</b> $V_{ol} = 20\%V_{DDINT}$ $V_{oh} = 80\%V_{DDINT}$ <b>When digital input:</b> $V_{il} = 30\%V_{DDINT}$ $V_{ih} = 70\%V_{DDINT}$ 1 mA max source/sink.
9	GPIO3	Digital Input/ Output	General Purpose Input/Output 3	<b>When digital output:</b> $V_{ol} = 20\%V_{DDINT}$ $V_{oh} = 80\%V_{DDINT}$ <b>When digital input:</b> $V_{il} = 30\%V_{DDINT}$ $V_{ih} = 70\%V_{DDINT}$ 1 mA max source/sink.
10	GPIO2	Digital Input/ Output	General Purpose Input/Output 2. When <code>gpio_alt</code> , Register 9, Bit 7, = 1, GPIO2 functions as a "CRC Valid" indicator.	<b>When digital output:</b> $V_{ol} = 20\%V_{DDINT}$ $V_{oh} = 80\%V_{DDINT}$ <b>When digital input:</b> $V_{il} = 30\%V_{DDINT}$ $V_{ih} = 70\%V_{DDINT}$ 1 mA max source/sink.
11	GPIO1	Digital Input/ Output	General Purpose Input/Output1. When <code>gpio_lt_en</code> , Register 9, Bit 7, = 1, GPIO1 functions as an "Out of Idle" indicator.	<b>When digital output:</b> $V_{ol} = 20\%V_{DDINT}$ $V_{oh} = 80\%V_{DDINT}$ <b>When digital input:</b> $V_{il} = 30\%V_{DDINT}$ $V_{ih} = 70\%V_{DDINT}$ 1 mA max source/sink.

Table 8. Contact Function Description (continued)


Contact #	Contact Name	Type	Description	Functionality
12	RST	Digital Input	Active Low Reset Pin. While held low, the IC is "off" and all internal information is lost from RAM and SPI registers. When high, IC goes to IDLE State, with SPI in default state.	Vil= 30%VDDINT Vih=70%VDDINT
13	RXTXEN	Digital Input	Active High. Low to high transition initiates RX or TX sequence depending on SPI setting. If held high (e.g., tied to VBATT), SPI setting starts RX or TX sequence.	Vil= 30%VDDINT Vih=70%VDDINT
14	ATTN	Digital Input	Active Low Attention pin. Transitions IC from either Hibernate or Doze states to Idle.	Vil=30%VDDINT Vih=70%VDDINT
15	CLKO	Digital Output	Clock output to host MCU. Programmable frequencies of: 16, 8, 4, 2, 1 MHz, and 62.5 kHz, 32.786+ kHz (default), and 16.393+ kHz	Vol= 20%VDDINT Voh=80%VDDINT freq=16MHz (20/80 DC) 20 pF. All others (50/50 DC)
16	SPICLK	Digital Clock Input	External clock input for the SPI interface.	Vil= 30%VDDINT Vih=70%VDDINT freq= 8 MHz (max)
17	MOSI	Digital Input	Master Out/Slave In. Dedicated SPI data input.	Vil= 30%VDDINT Vih=70%VDDINT freq=8 Mbps (max)
18	MISO	Digital Output	Master In/Slave Out. Dedicated SPI data output.	Vol= 20%VDDINT Voh=80%VDDINT 1 mA max source/sink.
19	CE	Digital Input	Active Low Chip Enable. Activates SPI.	Vil= 30%VDDINT Vih=70%VDDINT
20	IRQ	Digital Output	Active Low Interrupt Request	Open drain device. 40 k $\Omega$ internal pull-up. Interrupt can be serviced every 6 $\mu$ s with <20 pF load. External pull-up must be >4 k $\Omega$ .
21	VDDD	Bypass	Digital supply bypass	Decouple 0.1 to 0.47 $\mu$ F to ground.
22	VDDINT	Input	Digital interface supply & digital regulator input – Connect to Battery	2.0 to 3.4 V Decouple 0.47 to 1 $\mu$ F to ground.

Table 8. Contact Function Description (continued)

Contact #	Contact Name	Type	Description	Functionality
23	GPIO5	Digital Input/Output	General Purpose Input/Output 5	<b>When digital output:</b> V <sub>ol</sub> = 20%VDDINT V <sub>oh</sub> =80%VDDINT <b>When digital input:</b> V <sub>il</sub> = 30%VDDINT V <sub>ih</sub> =70%VDDINT 1 mA max source/ sink.
24	GPIO6	Digital Input/Output	General Purpose Input/Output 6	<b>When digital output:</b> V <sub>ol</sub> = 20%VDDINT V <sub>oh</sub> =80%VDDINT <b>When digital input:</b> V <sub>il</sub> = 30%VDDINT V <sub>ih</sub> =70%VDDINT 1 mA max source/ sink.
25	GPIO7	Digital Input/Output	General Purpose Input/Output 7	<b>When digital output:</b> V <sub>ol</sub> = 20%VDDINT V <sub>oh</sub> =80%VDDINT <b>When digital input:</b> V <sub>il</sub> = 30%VDDINT V <sub>ih</sub> =70%VDDINT 1 mA max source/ sink.
26	Crystal1	Input	Crystal Reference oscillator input	Connect to 16 MHz crystal and load capacitor
27	Crystal2	Input/Output	Crystal Reference oscillator output <b>Note:</b> Do not load this pin by using it as a 16 MHz source. Measure 16 MHz output at Contact 15, CLKO, programmed for 16 MHz. See the MC13192 Reference Manual for details.	Connect to 16 MHz crystal and load capacitor
28	VDDLO2	Input/Bypass	LO2 VDD supply - Connect to VDDA externally	Decouple 100 to 1000 pF to ground
29	VDDLO1	Input/Bypass	LO1 VDD supply pad - Connect to VDDA externally	Decouple 100 to 1000 pF to ground
30	VDDVCO	Bypass	VCO regulated supply bypass	Decouple 100 to 1000 pF to ground
31	VBATT	Input	Analog voltage regulators Input -Connect to Battery	Decouple 1 $\mu$ F and 100 pF ground

**Table 8. Contact Function Description (continued)**

Contact #	Contact Name	Type	Description	Functionality
32	VDDA	Output	Analog regulated supply Output – Connect to VDDL01 and VDDL02 externally	Decouple 100 to 1000 pF to ground
EP	Ground		External paddle / flag ground	Connect to ground



**Figure 6. Contact Connections (Top View)**

## 8 Applications Information

Figure 7 shows a basic application schematic for interfacing the MC13192 with an MCU. Table 9 lists the Bill of Materials.

The MC13192 has differential RF inputs and outputs. These are well suited to balanced PCB antenna structures. Alternatively, chip antennas or other single-ended structures can be used with commercially available chip baluns or microstrip equivalents. PAO+ and PAO- require connection to VDDA, the analog regulator output. This is best accomplished with microstrip lines which are decoupled to act as harmonic traps. The 16 MHz crystal should be mounted close to the MC13192 because the crystal trim default assumes the listed Toyocom crystal and the 9 pF capacitors shown are used. If a different crystal is used, it should have a load capacitance of 9 pF or less. Bypassing capacitors are critical and should be placed close to the device. Unused GPIOs and contacts should be grounded as shown.

The SPI connections to the MCU include  $\overline{\text{IRQ}}$ ,  $\overline{\text{CE}}$ , MOSI, MISO and SPICLK. The SPI can run at any frequency of 8 MHz or less. Optionally, CLKO can provide a clock to the MCU. The CLKO frequency is programmable via the SPI and has a default of 32.786+ kHz. The  $\overline{\text{ATTN}}$  line can be driven by a GPIO from the MCU or can be negated by a switch or other hardware. The latter approach allows the MCU to be put in a sleep mode and then awakened by CLKO when the  $\overline{\text{ATTN}}$  line wakes up the MC13192. RXTXEN can be used to initiate receive or transmit sequences under MCU control. In this case, RXTXEN must be controlled by an MCU GPIO with the optional connection shown. Otherwise, RXTXEN is held high and receive or transmit sequences are initiated by an SPI command. Device reset ( $\overline{\text{RST}}$ ) can be controlled through an optional connection to an MCU GPIO or by an external pull-down.

When used in Stream Mode, as with 802.15.4 MAC/PHY software, MC13192 GPIO1 functions as an “Out of Idle” indicator and GPIO2 functions as a “CRC valid” indicator and are not available for general purpose use.



Table 9. MC13192 to MCU Bill of Materials (BOM)

Item Number	Label/Value	Attributes	Designation
1	9 pF	SMD0201	C1
2	9 pF	SMD0201	C2
3	0.1 uF	SMD0201	C3
4	0.1 uF	SMD0201	C4
5	100 pF	SMD0201	C5
6	100 pF	SMD0201	C6
7	100 pF	SMD0201	C7
8	100 pF	SMD0201	C8
9	100 pF	SMD0201	C9
10	100 pF	SMD0201	C10
11	1.0 uF	SMD0201	C11
12	6.8 nH	SMD0201	L1
13	200 $\Omega$	SMD0201	R1
14	1 M $\Omega$	SMD0201	R2
15	100 k $\Omega$	SMD0201	R3
16	10 k $\Omega$	SMD0201	R4
17	MC13192	QFN	U1
18	16.000 MHz	TOYOCOM TSX-10A, 9 pF load	Y1

# 9 Packaging Information




Figure 8. Outline Dimensions for QFN-32, 5x5 mm (Case 1311-03, Issue E)



## NOTES

**How to Reach Us:**

**USA/Europe/Locations Not Listed:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-521-6274 or 480-768-2130

**Japan:**

Freescale Semiconductor Japan Ltd.  
Technical Information Center  
3-20-1, Minami-Azabu, Minato-ku  
Tokyo 106-8573, Japan  
81-3-3440-3569

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
852-26668334

**Home Page:**

[www.freescale.com](http://www.freescale.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

**Learn More:** For more information about Freescale products, please visit [www.freescale.com](http://www.freescale.com).

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004. All rights reserved.